Abstract

A control unit having an oscillator for a processor is
described, the control unit storing a temporary absence of
oscillation of the oscillator in a first error memory, if
oscillation begins again after the absence.

(Figure 1)